

GPU Teaching Kit

Accelerated Computing



Introduction to CUDA C

CUDA C vs. Thrust vs. CUDA Libraries
Memory Allocation and Data Movement API Functions
Threads and Kernel Functions
Introduction to the CUDA Toolkit

Objective

- To learn the main venues and developer resources for GPU computing
 - Where CUDA C fits in the big picture

3 Ways to Accelerate Applications

Applications

Libraries

Easy to use Most Performance Compiler Directives

Easy to use Portable code

Programming Languages

Most Performance Most Flexibility

Libraries: Easy, High-Quality Acceleration

- Ease of use: Using libraries enables GPU acceleration without indepth knowledge of GPU programming
- "Drop-in": Many GPU-accelerated libraries follow standard APIs, thus enabling acceleration with minimal code changes
- Quality: Libraries offer high-quality implementations of functions encountered in a broad range of applications

GPU Accelerated Libraries

Linear Algebra FFT, BLAS, SPARSE, Matrix









Numerical & Math RAND, Statistics









Data Struct. & Al Sort, Scan, Zero Sum







Visual Processing Image & Video







Vector Addition in Thrust

```
thrust::device_vector<float> deviceInput1(inputLength);
thrust::device vector<float> deviceInput2(inputLength);
thrust::device vector<float> deviceOutput(inputLength);
thrust::copy(hostInput1, hostInput1 + inputLength,
   deviceInput1.begin());
thrust::copy(hostInput2, hostInput2 + inputLength,
   deviceInput2.begin());
thrust::transform(deviceInput1.begin(), deviceInput1.end(),
    deviceInput2.begin(), deviceOutput.begin(),
    thrust::plus<float>());
```

Compiler Directives: Easy, Portable Acceleration

- Ease of use: Compiler takes care of details of parallelism management and data movement
- Portable: The code is generic, not specific to any type of hardware and can be deployed into multiple languages
- Uncertain: Performance of code can vary across compiler versions

OpenACC

Compiler directives for C, C++, and FORTRAN

```
#pragma acc parallel loop
copyin(input1[0:inputLength],input2[0:inputLength]),
    copyout(output[0:inputLength])

for(i = 0; i < inputLength; ++i) {
    output[i] = input1[i] + input2[i];
}</pre>
```

Programming Languages: Most Performance and Flexible Acceleration

- Performance: Programmer has best control of parallelism and data movement
- Flexible: The computation does not need to fit into a limited set of library patterns or directive types
- Verbose: The programmer often needs to express more details

GPU Programming Languages

Numerical analytics MATLAB Mathematica, LabVIEW Fortran > **CUDA Fortran CUDA C** CUDA C++ PyCUDA, Copperhead, Numba Alea.cuBase

CUDA - C

Applications

Libraries

Compiler **Directives** Programming Languages


Easy to use Easy to use Most Performance Portable code

Most Performance Most Flexibility

Objective

- To learn the basic API functions in CUDA host code
 - Device Memory Allocation
 - Host-Device Data Transfer

Data Parallelism - Vector Addition Example




42

Vector Addition - Traditional C Code


```
// Compute vector sum C = A + B
void vecAdd(float *h A, float *h B, float *h C, int n)
    int i;
    for (i = 0; i < n; i++) h C[i] = h A[i] + h B[i];
int main()
    // Memory allocation for h A, h B, and h C
    // I/O to read h A and h B, N elements
    vecAdd(h A, h B, h C, N);
```

Heterogeneous Computing vecAdd CUDA Host Code



```
#include <cuda.h>
void vecAdd(float *h_A, float *h_B, float *h_C, int n)
  int size = n* sizeof(float);
 float *d A, *d B, *d C;
 // Part 1
 // Allocate device memory for A, B, and C
 // copy A and B to device memory
 // Part 2
 // Kernel launch code – the device performs the actual vector addition
 // Part 3
 // copy C from the device memory
 // Free device vectors
```


Partial Overview of CUDA Memories



- Device code can:
 - R/W per-thread registers
 - R/W all-shared global memory
- Host code can
 - Transfer data to/from per grid global memory

We will cover more memory types and more sophisticated memory models later.


CUDA Device Memory Management API functions



cudaMalloc()

- Allocates an object in the device global memory
- Two parameters
 - Address of a pointer to the allocated object
 - Size of allocated object in terms of bytes
- cudaFree()
 - Frees object from device global memory
 - One parameter
 - Pointer to freed object

Host-Device Data Transfer API functions



cudaMemcpy()

- memory data transfer
- Requires four parameters
 - Pointer to destination
 - Pointer to source
 - Number of bytes copied
 - Type/Direction of transfer
- Transfer to device is asynchronous

Vector Addition Host Code

```
void vecAdd(float *h_A, float *h_B, float *h_C, int n)
  int size = n * sizeof(float); float *d A, *d B, *d C;
  cudaMalloc((void **) &d_A, size);
  cudaMemcpy(d A, h A, size, cudaMemcpyHostToDevice);
  cudaMalloc((void **) &d B, size);
   cudaMemcpy(d B, h B, size, cudaMemcpyHostToDevice);
   cudaMalloc((void **) &d_C, size);
  // Kernel invocation code – to be shown later
   cudaMemcpy(h C, d C, size, cudaMemcpyDeviceToHost);
  cudaFree(d_A); cudaFree(d_B); cudaFree (d_C);
```

In Practice, Check for API Errors in Host Code


```
cudaError_t err = cudaMalloc((void **) &d_A, size);

if (err != cudaSuccess) {
   printf("%s in %s at line %d\n", cudaGetErrorString(err), __FILE__,
   __LINE__);
   exit(EXIT_FAILURE);
}
```

Objective


- To learn about CUDA threads, the main mechanism for exploiting of data parallelism
 - Hierarchical thread organization
 - Launching parallel execution
 - Thread index to data index mapping

Data Parallelism - Vector Addition Example




CUDA Execution Model

- Heterogeneous host (CPU) + device (GPU) application C program
 - Serial parts in host C code
 - Parallel parts in device SPMD kernel code



From Natural Language to Electrons




©Yale Patt and Sanjay Patel, From bits and bytes to gates and beyond

A program at the ISA level

- A program is a set of instructions stored in memory that can be read, interpreted, and executed by the hardware.
 - Both CPUs and GPUs are designed based on (different) instruction sets
- Program instructions operate on data stored in memory and/or registers.


A Thread as a Von-Neumann Processor

A thread is a "virtualized" or "abstracted" Von-Neumann Processor




Arrays of Parallel Threads

- A CUDA kernel is executed by a grid (array) of threads
 - All threads in a grid run the same kernel code (Single Program Multiple Data)
 - Each thread has indexes that it uses to compute memory addresses and make control decisions



Thread Blocks: Scalable Cooperation



- Divide thread array into multiple blocks
 - Threads within a block cooperate via shared memory, atomic operations and barrier synchronization
 - Threads in different blocks do not interact.


blockldx and threadldx

Each thread uses indices to decide what data to work on

blockldx: 1D, 2D, or 3D (CUDA 4.0)

threadIdx: 1D, 2D, or 3D

- Simplifies memory addressing when processing multidimensional data
 - Image processing
 - Solving PDEs on volumes
 - ...



Objective

- To become familiar with some valuable tools and resources from the CUDA Toolkit
 - Compiler flags
 - Debuggers
 - Profilers

GPU Programming Languages

Numerical analytics > MATLAB, Mathematica, LabVIEW **CUDA Fortran** Fortran 🕨 **CUDA C** CUDA C++ C++ PyCUDA, Copperhead, Numba, NumbaPro Python F# Alea.cuBase

CUDA - C

Applications

Libraries

Compiler Directives

Programming Languages

Easy to use Most Performance Easy to use Portable code

Most Performance Most Flexibility

NVCC Compiler

- NVIDIA provides a CUDA-C compiler
 - nvcc
- NVCC compiles device code then forwards code on to the host compiler (e.g. g++)
- Can be used to compile & link host only applications

Example 1: Hello World

```
int main() {
    printf("Hello World!\n");
    return 0;
}
```

Instructions:

- 1. Build and run the hello world code
- 2. Modify Makefile to use nvcc instead of g++
- 3. Rebuild and run

CUDA Example 1: Hello World

```
__global__ void mykernel(void) {
}
int main(void) {
   mykernel<<<1,1>>>();
   printf("Hello World!\n");
   return 0;
}
```

Instructions:

- Add kernel and kernel launch to main.cu
- 2. Try to build

CUDA Example 1: Build Considerations

- Build failed
 - Nvcc only parses .cu files for CUDA
- Fixes:
 - Rename main.cc to main.cu

OR

- nvcc -x cu
 - Treat all input files as .cu files

Instructions:

- 1. Rename main.cc to main.cu
- 2. Rebuild and Run

Hello World! with Device Code

```
__global__ void mykernel(void) {
}
int main(void) {
    mykernel<<<1,1>>>();
    printf("Hello World!\n");
    return 0;
}

Output:

$ nvcc main.cu
$ ./a.out
Hello World!
```

– mykernel (does nothing, somewhat anticlimactic!)

Developer Tools - Debuggers





https://developer.nvidia.com/debugging-solutions

Compiler Flags

- Remember there are two compilers being used
 - NVCC: Device code
 - Host Compiler: C/C++ code
- NVCC supports some host compiler flags
 - If flag is unsupported, use –Xcompiler to forward to host
 - e.g. -Xcompiler -fopenmp
- Debugging Flags
 - -g: Include host debugging symbols
 - G: Include device debugging symbols
 - -lineinfo: Include line information with symbols

CUDA-MEMCHECK

- Memory debugging tool
 - No recompilation necessary
 %> cuda-memcheck ./exe
- Can detect the following errors
 - Memory leaks
 - Memory errors (OOB, misaligned access, illegal instruction, etc)
 - Race conditions
 - Illegal Barriers
 - Uninitialized Memory
- For line numbers use the following compiler flags:
 - Xcompiler -rdynamic -lineinfo

http://docs.nvidia.com/cuda/cuda-memcheck

Example 2: CUDA-MEMCHECK

Instructions:

- Build & Run Example 2
 Output should be the numbers 0 9
 - Do you get the correct results?
- 2. Run with cuda-memcheck %> cuda-memcheck ./a.out
- 3. Add nvcc flags "-Xcompiler rdynamic -lineinfo"
- 4. Rebuild & Run with cuda-memcheck
- 5. Fix the illegal write

http://docs.nvidia.com/cuda/cuda-memcheck

CUDA-GDB

- cuda-gdb is an extension of GDB
 - Provides seamless debugging of CUDA and CPU code
- Works on Linux and Macintosh
 - For a Windows debugger use NSIGHT Visual Studio Edition


http://docs.nvidia.com/cuda/cuda-gdb


Example 3: cuda-gdb

%> cuda-gdb --args ./a.out 2. Run a few cuda-gdb commands: (cuda-gdb) b main //set break point at main (cuda-qdb) r application (cuda-qdb) 1 //print line context (cuda-qdb) b foo (cuda-qdb) c (cuda-qdb) cuda thread //print current thread //switch to thread 10 (cuda-qdb) cuda thread 10 (cuda-qdb) cuda block //print current block (cuda-qdb) cuda block 1 (cuda-qdb) d //delete all break points (cuda-qdb) set cuda memcheck on //turn on cuda memcheck

http://docs.nvidia.com/cuda/cuda-gdb

Developer Tools - Profilers





https://developer.nvidia.com/performance-analysis-tools

NVPROF

Command Line Profiler

- Compute time in each kernel
- Compute memory transfer time
- Collect metrics and events
- Support complex process hierarchy's
- Collect profiles for NVIDIA Visual Profiler
- No need to recompile

Example 4: nvprof

Instructions:

- 1. Collect profile information for the matrix add example
 - %> nvprof ./a.out
- 2. How much faster is add_v2 than add_v1?
- 3. View available metrics
 - %> nvprof --query-metrics
- 4. View global load/store efficiency
 - %> nvprof --metrics
 - gld_efficiency,gst_efficiency ./a.out
- 5. Store a timeline to load in NVVP
 - %> nvprof -o profile.timeline ./a.out
- 6. Store analysis metrics to load in NVVP
 - %> nvprof -o profile.metrics --analysis-metrics
 - ./a.out

NVIDIA's Visual Profiler (NVVP)

Timeline



Guided System

2. Performance-Critical Kernels 3. Compute, Bandwidth, or Latency Bound

The first step in analyzing an individual kernel is to determine if the performance of the kernel is bounded by computation, memory bandwidth, or instruction/memory latency. The results at right indicate that the performance of kernel "Step1.0_cuda_kernel" is most likely limited by compute.

Perform Compute Analysis The most likely bottleneck to performance for this kernel is compute so you should first perform compute analysis to determine how it is limiting performance.

rmine how it is limiting performance.


Instruction and memory latency and memory bandwidth are likely not the primary performance bottlenecks for this kernel, but you may still want to perform those analyses.


Rerun Analysis

If you modify the kernel you need to rerun your application

ing nervo wrangen you modify the bernel you need to rerun your application applies this enelysis.

Analysis





Example 4: NVVP

Instructions:

```
    Import nvprof profile into NVVP
        Launch nvvp
        Click File/ Import/ Nvprof/ Next/ Single
        process/ Next / Browse
            Select profile.timeline
            Add Metrics to timeline
            Click on 2<sup>nd</sup> Browse
            Select profile.metrics
        Click Finish
```


2. Explore Timeline

Control + mouse drag in timeline to zoom in Control + mouse drag in measure bar (on top) to measure time

Example 4: NVVP

Instructions:

- 1. Click on a kernel
- 2. On Analysis tab click on the unguided analysis



2. Click Analyze All Explore metrics and properties What differences do you see between the two kernels?

Note:

If kernel order is non-deterministic you can only load the timeline or the metrics but not both.

If you load just metrics the timeline looks odd but metrics are correct.

Example 4: NVVP

Let's now generate the same data within NVVP

 Click File / New Session / Browse Select Example 4/a.out Click Next / Finish

៑ Analysis 🛭

Details Console Settings

Export PDF Report




NVTX

- Our current tools only profile API calls on the host
 - What if we want to understand better what the host is doing?
- The NVTX library allows us to annotate profiles with ranges
 - Add: #include <nvToolsExt.h>
 - Link with: -InvToolsExt
- Mark the start of a range
 - nvtxRangePushA("description");
- Mark the end of a range
 - nvtxRangePop();
- Ranges are allowed to overlap

http://devblogs.nvidia.com/parallelforall/cuda-pro-tip-generate-custom-application-profile-timelines-nvtx/

NVTX Profile



NSIGHT

CUDA enabled Integrated Development Environment

- Source code editor: syntax highlighting, code refactoring, etc
- Build Manger
- Visual Debugger
- Visual Profiler

Linux/Macintosh

- Editor = Eclipse
- Debugger = cuda-gdb with a visual wrapper
- Profiler = NVVP

Windows

- Integrates directly into Visual Studio
- Profiler is NSIGHT VSE



Example 4: NSIGHT

Let's import an existing Makefile project into NSIGHT


Instructions:

- Run nsight
 Select default workspace
- 2. Click File / New / Makefile Project With Existing CodeTest
- 3. Enter Project Name and select the Example 15 directory
- 4. Click Finish
- Right Click On Project / Properties / Run Settings / New / C++ Application
- 6. Browse for Example 4/a.out
- 7. In Project Explorer double click on main.cu and explore source
- 8. Click on the build icon
- 9. Click on the run icon
- 10. Click on the profile icon


Profiler Summary

- Many profile tools are available
- NVIDIA Provided
 - NVPROF: Command Line
 - NVVP: Visual profiler
 - NSIGHT: IDE (Visual Studio and Eclipse)
- 3rd Party
 - TAU
 - VAMPIR

Optimization



Assess



- Profile the code, find the hotspot(s)
- Focus your attention where it will give the most benefit

Parallelize

Applications

Libraries

Compiler Directives

Programming Languages

Optimize

Timeline



Guided System

CUDA Application Analysis Performance-Critical Kernels Compute, Bandwidth, or Latency Bound

The first step in analyzing an individual kernel is to determine if the performance of the kernel is bounded by computation, memory bandwidth, or instruction/memory latency. The results at right indicate that the performance of kernel "Step1.0_cuda_kernel" is most likely limited by compute.

Perform Compute Analysis most likely bottleneck to performance for this kernel

The most likely bottleneck to performance for this kernel is compute so you should first perform compute analysis to determine how it is limiting performance.


A Perform Latency Analysis


Perform Memory Bandwidth Analysis Instruction and memory latency and memory bandwidth are likely not the primary performance bottlenecks for this kernel, but you may still want to perform those analyses.

Rerun Analysis If you modify the kernel you need to rerun your application

to update this enalgeis.

Analysis





Bottleneck Analysis

- Don't assume an optimization was wrong
- Verify if it was wrong with the profiler

129 GB/s → 84 GB/s

L1/Shared Memory			
Local Loads	0	0 B/s	
Local Stores	0	0 B/s	
Shared Loads	2097152	1,351.979 GB/s	
Shared Stores	131072	84.499 GB/s	
Global Loads	131072	42.249 GB/s	
Global Stores	131072	42.249 GB/s	
Atomic	0	0 B/s	
L1/Shared Total	2490368	1,520.977 GB/s	Idle Low Medium

gpuTranspose_kernel(int, int, float co	nst	*, float*)
Start		547.303 ms (5
End		547.716 ms (5
Duration		413.872 µs
Grid Size		[64,64,1]
Block Size		[32,32,1]
Registers/Thread		10
Shared Memory/Block		4 KiB
▼ Efficiency		
Global Load Efficiency		100%
Global Store Efficiency		100%
Shared Efficiency	۵	5.9%
Warp Execution Efficiency		100%
Non-Predicated Warp Execution Efficien	'n	97.1%
→ Occupancy		
Achieved		86.7%
Theoretical		100%
Shared Memory Requested		48 KiB
Shared Memory Executed		48 KiB

Shared Memory Alignment and Access Pattern

Memory bandwidth is used most efficiently when each shared memory load and store has proper alignment and access pattern.


Optimization: Select each entry below to open the source code to a shared load or store within the kernel with an inefficient alignment or access pattern. For each access pattern of the memory access.

▼ Line / File main.cu - /home/jluitjens/code/CudaHandsOn/Example19

Shared Load Transactions/Access = 16, Ideal Transactions/Access = 1 [2097152 transactions for 131072 total executions]

Performance Analysis

gpuTranspose_kernel(int, int, float con	st *	, float
Start	7	70.067 ו
End	7	70.324 ı
Duration	2	56.714
Grid Size	[64,64,1
Block Size	[32,32,1
Registers/Thread	1	.0
Shared Memory/Block	4	.125 KiE
▽ Efficiency		
Global Load Efficiency	1	00%
Global Store Efficiency	1	00%
Shared Efficiency	≜ 5	0%
Warp Execution Efficiency	1	00%
Non-Predicated Warp Execution Efficien	9	7.1%
→ Occupancy		
Achieved	8	7.7%
Theoretical	1	00%
Shared Memory Requested	4	8 KiB
Shared Memory Executed	4	8 KiB



L1/Shared Memory							
Local Loads	0	0 B/s					
Local Stores	0	0 B/s					
Shared Loads	131072	138.433 GB/s					
Shared Stores	131720	139.118 GB/s					
Global Loads	131072	69.217 GB/s					
Global Stores	131072	69.217 GB/s					
Atomic	0	0 B/s					
L1/Shared Total	524936	415.984 GB/s	Idle	Low	-	-	Međium
L2 Cache							
L1 Reads	524288	69.217 GB/s					
L1 Writes	524288	69.217 GB/s					
Texture Reads	0	0 B/s					
Atomic	0	0 B/s					
Noncoherent Reads	0	0 B/s					
Total	1048576	138.433 GB/s	Idle	Low		-	Medium
Texture Cache							
Reads	0	0 B/s	Idle	Low	-	-	Medium
Device Memory			'				
Reads	524968	69.306 GB/s					
Writes	524289	69.217 GB/s					
Total	1049257	138.523 GB/s	Idle	Low	-	_	Medium



GPU Teaching Kit

Accelerated Computing





The GPU Teaching Kit is licensed by NVIDIA and the University of Illinois under the <u>Creative Commons Attribution-NonCommercial 4.0 International License.</u>